SUMMARY Multi-context FPGAs allow very quick reconfiguration by storing multiple configuration data at the same time. While testing for FPGAs with single-context memories has already been studied by many researchers, testing for multi-context FPGAs has not been proposed yet. This paper presents an architecture of testable multi-context FPGAs. In the proposed multi-context FPGA, configuration data stored in a context can be copied into another context. This paper also shows testing of the proposed multi-context FPGA. The proposed testing uses the testing for the traditional FPGAs with single-context. The testing is capable of detecting single stuck-at faults and single open faults which affect normal operations. The number of test configurations for the proposed testing is at most two more than that for the testing of FPGAs with single-context memories. The area overhead of the proposed architecture is 7% and 4% of the area of a multi-context FPGA without the proposed architecture when the number of contexts in a configuration memory is 8 and 16, respectively. key words: multi-context FPGA, single stuck-at fault, design for testability
Introduction
In recent years, Field Programmable Gate Arrays (FPGAs) are frequently used instead of ASIC because they provide instant manufacturing and low-cost prototypes [1] . The property of programmable devices also realizes reconfigurable computing [2] . However, traditional FPGAs require so long time for reconfiguration that it is difficult to use in usages requiring frequent reconfiguration such as reconfigurable computing. From this view point, multi-context FPGAs have been proposed, attracting the attention of many researchers [3] , [4] . Multi-context FPGAs have multi-context memories as configuration memories, and allow very quick reconfiguration.
Testing must be done for VLSI devices, including FPGAs. Testing for the traditional FPGAs with singlecontext memories has already been proposed by many researchers [5] - [15] . However, no technologies for testing multi-context FPGA have proposed.
This paper presents an architecture of testable multicontext FPGAs. In the proposed multi-context FPGA, configuration data stored in a context can be copied into another context. This paper also shows testing of the proposed testable multi-context FPGA. The proposed testing uses the testing for the traditional FPGAs with single-context. The testing is capable of detecting single stuck-at faults and single open faults which affect normal operations. This paper is organized as follows: Sect. 2 shows the construction of multi-context FPGAs. Section 3 shows the proposed architecture of testable multi-context FPGAs and the testing of the proposed FPGAs. In Sect. 4, the proposed architecture and testing are evaluated from the viewpoint of test time and area overhead. Section 5 concludes this paper.
Note that we call the traditional FPGAs with singlecontext memories single-context FPGA in this paper. Figure 1 shows examples of constructions of a singlecontext FPGA and a multi-context FPGA with the island style. Island style FPGAs consist of CLBs (Configurable Logic Blocks) and SWs (Switching Blocks). SWs consist of switches which are controlled by the value supplied by configuration memories. CLBs are also controlled by configuration data supplied by the configuration memories. While configuration memories of single-context FPGAs have single-contexts, those of multi-context FPGAs have multi-contexts which can store multiple configuration data at the same time. The configuration memory shown in Fig. 1 has four contexts. Except the constructions of configuration memories and the control signal wires for the configuration memories, the construction of multi-context FPGAs is the same as that of single-context FPGAs. The same discussion can be carried out for FPGAs other than island style FPGAs. Figure 2 shows an example of the construction of a configuration memory with multi-context. The configuration memory is used in multi-context FPGAs called DPGAs (Dynamically Programmable Gate Arrays) [3] though it is simplified for purposes of illustration. The configuration memory has four context memories CT[0], · · ·, CT [3] . Configuration data is transmitted from an external device to the input D of the configuration memory. It is frequently transmitted through boundary scan (JTAG). By setting the enable signal Write enable[i] (0 < = i < 4), the configuration data is written in the context CT [i] . By setting the enable signal Read enable[i], the configuration data stored in CT[i] is read out from the output Q, and then the FPGA is configured.
Construction of Multi-Context FPGA
Many of the recent FPGAs contain not only configurable parts as shown in Fig. 1 but also RAMs (aside from configuration memories) and unconfigurable logic circuits such as CPUs. This paper discuss only testing of the configurable parts. The other parts can be tested by the traditional testing. The RAMs can be tested by the traditional memory testing such as March-Y [5] . The unconfigurable logic circuits can be tested by the traditional testing of logic circuits such as scan testing and BIST (Built In Self Test). The CPUs can also be tested by the traditional processor selftesting such as [16] .
Architecture of Testable Multi-Context FPGA
In this section, we propose a class of architecture of testable multi-context FPGAs with m (> 2)-context configuration memories. We also propose testing of the proposed testable multi-context FPGAs. The proposed testing detects all single gate-level stuck-at faults occurring on configuration memories and wires except faults which do not have an effect on any normal operations. As is well known, testing capable of detecting single stuck-at fault including the proposed testing is capable of detecting single open faults [5] . The proposed architecture and testing are shown in 3.1 and 3.2, respectively.
3.1 Architecture of Testable Multi-Context FPGA Figure 3 shows the multi-context configuration memory used in the proposed architecture. The proposed configuration memory is based on the configuration memory shown in Fig. 2 . The proposed memory differs from the configuration memory shown in Fig. 2 in the following two points: 1) by setting control signal I, inputted configuration data is changed into logic one, and 2) the input values of the contexts can be chosen between D | I and Q by control signal S. The value D | I is supplied to the contexts under S = 0 while the value Q is under S = 1. The output Q of the configuration memory is selected from the outputs of the context memories by the value of Read enable. While Q is selected with tri-state buffers in Fig. 3 , it may be selected with AND-OR gates as shown in Fig. 4 .
As shown in Fig. 5 , we send enable signals Write en- able, Read enable, and control signals I, S to configuration memories through wires denoted by thick lines. A set of vertical wires is on the extreme left of the FPGA, and sets of horizontal wires branch off from the set of vertical wires. Wires which branch off from a set of horizontal wires connect to every configuration memory and provide control signals.
To reduce the number of required input pins and wires, binary-encoded enable signals may be inputted from an external device. The binary-encoded enable signals are decoded by decoders. The decoders may be placed on either between the primary inputs and the vertical wires or between the vertical wires and the horizontal wires. The decoder may also be directly connected back to every configuration memory.
The outputs of all configuration memories placed on the extreme right of the FPGA are connected to active high switches. Those active high switches are serially connected and make up a line WN. The outputs are also connected to active low switches making up a line WP. In order to reduce area overhead, we may use transistors and wires which the FPGA contains as switches and wires on WN, WP.
Here we explain why we connect all configuration memories placed on the extreme right of the FPGA to the switches on WN and WP. Those switches and wires are added in order to detect faults on the vertical and horizontal wires and not faults on wires which branch off from the horizontal wires as discussed in 3.2. Faults on vertical wires always affect at least one horizontal wire and all configuration memories connected back to the horizontal wire. Faults on a horizontal wire always affect the configuration memory connected back to the end of the faulty horizontal wire, i.e. a configuration memory on the extreme right of the FPGA. From those, faults on the vertical and horizontal wires always affect at least one configuration memory on the extreme right of the FPGA. Thus, we connect all configuration memories on the extreme right to the switches on WN and WP to observe those configuration memories. Note that when a fault occurs on a horizontal wire, configuration memories connected back to the faulty horizontal wire except the configuration memory on the extreme right are not necessarily affected by the fault though the configuration memory on the extreme right is always affected by the fault. The reason is because a fault on a horizontal wire affects only configuration memories connected back to points on the right of the point where the fault occurs. Thus, we connect configuration memories placed on the extreme right and not other configuration memories to the switches on WN and WP.
Testing for Testable Multi-Context FPGA
The construction of multi-context FPGAs is the same as that of single-context FPGAs except that of configuration memories and the control signal wires for the configuration memories. The proposed testing uses a traditional testing for single-context FPGAs capable of detecting single stuck-at faults. Faults which occur in parts other than the configuration memories and the control signal wires are detected by the testing of single-context FPGAs. Faults in the configuration memories and the control signal wires are also detected by the testing as long as the faults cause an error in the output of the configuration memories.
In general, an FPGA is tested by configuring the FPGA with test configurations, applying test sequences and observing test responses. Let TC = (TC 0 , TC 1 , · · · TC n c −1 ) be the set of test configurations for single-context FPGA where n c is the number of test configurations. Let TS i = (TS i,0 , TS i,1 , · · · TS i,n s i −1 ) be the test sequence for the test configuration TC i where n s i is the number of test patterns contained in the test sequence TS i .
The proposed testing uses the set of test configurations TC and two additional test configurations denoted by TC n c , TC n c +1 . The configuration TC n c makes all switches on WN active as well as TC n c +1 makes all switches on WP active. The test sequence TS n c verifies whether all switches on WN are active by applying both logic 0 and 1 to the input of WN and observing the output of WN. In the similar manner, TS n c +1 verifies whether all switches on WP are active. If there is a test configuration TC i (0 < = i < n c ) which makes all switches on WN (WP) active, we need not to use the additional test configuration TC n c (TC n c +1 ). Figure 6 shows the proposed test algorithm. For all test configurations TC j (0 < = j < = n c + 1), lines 2-15 are made. In lines 2-12, the test configuration is transmitted from an external device to the output of the configuration memories, and then the FPGA is configured. In lines 13-15, test sequence TS i is applied to the configured FPGA and the test responses are observed. Figure 7 illustrates the operation made in a context memory in lines 2-12. In line 2, logic one is written in the context CT[m − 1]. In line 3, the test configuration TC Next, we demonstrate that the proposed test algorithm is capable of detecting single stuck-at faults occurring on the proposed testable multi-context FPGA except faults which do not affect any normal operations.
The FPGA consists of the following four parts; 1) the parts whose construction is the same as that of a singlecontext FPGA, 2) configuration memories, 3) the wires for control signals such as Write enable and 4) lines WN and WP.
1) The proposed testing is obviously capable of detecting single faults occurring in the parts whose construction is the same as that of a single-context FPGA.
2) If a single stuck-at 0 (1) fault occurs in a configuration memory, the output value of the configuration memory is constantly 0 (1) because the test configuration passes through all contexts and wires. Therefore, the testing is capable of detecting single stuck-at faults in configuration memories.
3) If a single stuck-at fault occurs on the wire for a control signal, the configuration memory controlled by the faulty control signal outputs constant value regardless test configuration in line 12 in the proposed test algorithm as long as the fault affects some normal operations. The reason is shown in Appendix.
All single faults on wires which branch off from the horizontal wires are equivalent to single stuck-at faults on the output of a configuration memory, because the faulty control wire is connected to only the configuration memory. Therefore the faults are detected by the testing for singlecontext FPGAs capable of detecting single stuck-at faults. All single stuck-at faults on the vertical and horizontal wires cause an error on the output of at least one configuration memory placed on the extreme right of the FPGA. Therefore they are detected by verifying whether all switches on WN, WP are active with test configuration TC n c and TC n c +1 .
From those, the testing is capable of detecting single faults on the wires for control signals.
4) Since the lines WN, WP are used for only the testing, faults occurring on those lines do not affect normal operations, and thus the faults need not to be detected.
From those, the proposed test algorithm is capable of detecting all single stuck-at faults occurring on the proposed testable multi-context FPGAs except faults which have no effect on normal operations.
There is an important notice. There are faults which have no effect on normal operations but then should be detected. If a single stuck-at 1 fault occurs on Read enable controlling a tri-state buffer in Fig. 3 , two contexts may be selected at the same time. In this case, the value on Q is determined by the output of tri-stated buffer with a stronger drive capability. If the tri-state buffer controlled by the faulty signal has the weakest drive capability among the tri-state buffers connected to Q, the configuration memory correctly works. However, the fault makes the FPGA short circuits, and affects the lifetime of the FPGA negatively. The fault should be detected by using another testing such as IDDQ testing. Table 1 shows the test time (clock cycle) for the proposed testing of the proposed testable multi-context FPGAs (MC-FPGA) and the conventional testing of single-context FPGAs (SC-FPGA) where T c is the number of clock cycles required to scan in one test configuration, and T s is the number of clock cycles required to apply a test pattern to a configured FPGA and to observe the test response.
Evaluation
Because of the additional test configurations TC n c , TC n c +1 , the clock cycles for test configurations for multicontext FPGAs are 2T c more than those for single-context FPGAs. The clock cycles for applying test sequence to multi-context FPGAs are 4T s more than those to singlecontext FPGAs because the length of test sequences TS n c , TS n c +1 is two, respectively. The row "Copy operation" in Table 1 means the operation described in line 3-12 in Fig. 6 . The operation is made on only multi-context FPGAs.
In general, required time for test configuration is much more than that for the other operations such as applying test sequence [5] . In other words, required test time is strongly depend on required time for test configuration. Therefore, the clock cycles for the proposed testing of multi-context FPGAs are about 2T c more than that for the testing of single-context FPGAs. As described in the previous sec- tion, we need not to use the additional test configurations in the condition described previously. In that condition, the clock cycles for the proposed testing of multi-context FPGAs are about the same as that for the testing of singlecontext FPGAs. Table 2 Table 3 . In order to scan in configuration data to configuration memories, the input of each configuration memory is connected back to the output of a boundary scan cell. The area of a boundary scan cell is 503 µm 2 . The number of configuration memory, i.e. the length of configuration data for each a context, is 13,336 bit. The column "ratio" in Table 2 shows the ratio of the area of multi-context FPGA with the architecture to that without the architecture. Similar ratios are obtained for the other number of CLBs, the other channel width and the structure of configuration memories shown in Fig. 4 .
Conclusion
This paper presented an architecture and testing of testable multi-context FPGAs.
• In the proposed multi-context FPGA, configuration data stored in a context can be copied into another context.
• The proposed testing is capable of detecting single stuck-at faults and single open faults except faults which do not have an effect on any normal operations.
• The proposed testing uses a traditional testing for single-context FPGAs in order to test CLB and wire segments.
• By copying configuration data of the testing for singlecontext FPGAs among all contexts, faults occurring in configuration memories as well as control signals connected to the configuration memories are detected.
• The number of test configurations for the proposed testing is at most two more than that for the testing of single-context FPGAs.
• The proposed architecture increases the area of a multicontext FPGA by 7% and 4% when the number of contexts in a configuration memory is 8 and 16, respectively.
The proposed testing is capable of detecting only single stuck-at fault. Development of architecture and/or testing capable of detecting other types of faults such as bridge faults and multiple faults on multi-context FPGA is required. The diagnosis for multi-context FPGAs is another important future work.
Here we demonstrate that all single stuck-at faults occurring on the wire for a control signal make the output value of the configuration memory controlled by the faulty control signal constant value regardless test configuration data in line 12 in the proposed test algorithm as long as the fault affects some normal operations.
Preliminary to the demonstration, we explain the word used in the demonstration, undefined constant value. When the FPGA is powered-on, the value stored in every context is decided depending on the voltage value in the context. b) While Q is selected with tri-state buffers in Fig. 3 , it may be selected with AND-OR gates as shown in Fig. 4 . The selecting method has effect on the behavior when a single stuck-at fault occurs on Read enable [k] .
If Q is selected with tri-state buffers and a single stuckat 0 fault occurs on Read enable [k] , no tri-state buffer drives Q in line 9 for i = k + 1 (line 12 for k = m − 1). Since a dynamic latch is constructed in Q, the wire Q keeps the value stored in line 10 (in line 6 for k = 0), that is logic one. Finally, logic one is outputted in line 12.
If Q is selected with AND-OR gates and a single stuckat 0 fault occurs on Read enable[k], the value on Q is logic zero in line 9 for i = k + 1 (lines 12 if k = m − 1), and then the logic zero is outputted.
If Q is selected with tri-state buffers and a single stuckat 1 fault occurs on Read enable[k], two contexts are selected at the same time in line 9, 12. In this case, Q is determined by the output of tri-stated buffer with a stronger drive capability. If the tri-state buffer which is connected back to CT[k] has stronger drive capability than that connected back to CT[l] (0 < = ∃l < m), the output of CT [k] dominates that of CT [l] . The value on Q is logic one and not the value stored in CT[l] in line 9 for i = l+1 (in line 12 if l = m−1). Finally, logic one is outputted. If the tri-state buffer connected back to CT[k] has the weakest drive capability among the tri-state buffers connected to Q, the fault is not detected because the configuration memory correctly works. As described in 3.2, the fault should be detected by another testing such as IDDQ testing though the FPGA correctly works.
If Q is selected with AND-OR gates and a single stuckat 1 fault occurs on Read enable[k], Q is constantly logic one in line 9, and then the configuration memory outputs logic one regardless of the test configuration. f) Even if a single stuck-at 0 fault occurs on I, the FPGA works correctly and the fault does not need to be detected.
If a single stuck-at 1 fault occurs on I, logic one is written in CT[0] in line 4, and outputted.
From those, all single stuck-at faults occurring on the wire for a control signal make the output of the configuration memory controlled by the faulty control signal constant value regardless test configuration data in line 12. 
